Tagged: CISCI pattern

1. On cmos power( formula- P=CV*Vf 2. Lowest noise margin in which logic family– a) TTL b) CMOS c) biCMOS d) all have same 3. If CMOS has tr(rise time)=tf.find Wp/Wn. given beta(n)=2*beta(p) 4....